Robert B. Reese Forfatter

Visning: Type : Alle | Sprog : Alle | Format : Alle

• 

  PRIS

  268,- kr

  FRAGT FRA 39,-

  Levering: Skaffevare (forvent 14 - 30 hverdage)

  Bemærk: Kan ikke leveres før jul.

  Introduction to Logic Synthesis using Verilog HDL (Bog, Paperback / softback, Engelsk)

  Af: Robert B. Reese

  Introduction to Logic Synthesis Using Verilog HDL explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system netlists with desirable characteristics.

  PRIS

  268,- kr

  FRAGT FRA 39,-

  Levering: Skaffevare (forvent 14 - 30 hverdage)

  Læg i kurv