Vaibbhav Taraate Forfatter
Visning: Type : Alle | Sprog : Alle | Format : Alle
-
Bemærk: Kan ikke leveres før jul.
Digital Design Techniques and Exercises: A Practice Book for Digital Logic Design (Bog, Hardback, Engelsk)This book describes digital design techniques with exercises. The book also covers data and control path design... Læs mere
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
Digital Logic Design Using Verilog: Coding and RTL Synthesis (Bog, Hardback, Engelsk)This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques.
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
SystemVerilog for Hardware Description: RTL Design and Verification (Bog, Paperback / softback, Engelsk)This book introduces the reader to FPGA based design for RTL synthesis. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog.
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
Digital Design from the VLSI Perspective: Concepts for VLSI Beginners (Bog, Hardback, Engelsk)This volume covers digital design techniques, exercises and applications. This book will be a useful guide for hardware engineers,... Læs mere
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
Digital Logic Design Using Verilog: Coding and RTL Synthesis (Bog, Paperback / softback, Engelsk)This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques.
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
Digital Design Techniques and Exercises: A Practice Book for Digital Logic Design (Bog, Paperback / softback, Engelsk)This book describes digital design techniques with exercises. The book also covers data and control path design... Læs mere
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
Logic Synthesis and SOC Prototyping: RTL Design using VHDL (Bog, Paperback / softback, Engelsk)This book describes RTL design, synthesis, and timing closure strategies for SOC blocks. It covers high-level RTL design scenarios and challenges for SOC design. The book covers the Synopsys DC, PT commands, and use of them to constraint and to optimize SOC design.
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
Digital Design from the VLSI Perspective: Concepts for VLSI Beginners (Bog, Paperback / softback, Engelsk)This volume covers digital design techniques, exercises and applications. This book will be a useful guide for hardware engineers,... Læs mere
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
ASIC Design and Synthesis: RTL Design Using Verilog (Bog, Paperback / softback, Engelsk)This book describes simple to complex ASIC design practical scenarios using Verilog. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies.
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
ASIC Design and Synthesis: RTL Design Using Verilog (Bog, Hardback, Engelsk)This book describes simple to complex ASIC design practical scenarios using Verilog. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies.
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
SystemVerilog for Hardware Description: RTL Design and Verification (Bog, Hardback, Engelsk)This book introduces the reader to FPGA based design for RTL synthesis. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog.
Levering: Skaffevare (forvent 14 - 30 hverdage) -
Bemærk: Kan ikke leveres før jul.
PLD Based Design with VHDL: RTL Design, Synthesis and Implementation (Bog, Paperback / softback, Engelsk)This book covers basic fundamentals of logic design and advanced RTL design concepts using VHDL. The book is organized to describe both... Læs mere
Levering: Skaffevare (forvent 14 - 30 hverdage)
